Full implementation of TCP over IP using UDP as a link layer
Single-cycle RISC-V processor designed in Verilog for FPGA synthesis
Operating system modeled after early Unix
Simulation and analysis of mathematical percolation for BUMP 2020
Generative adversarial network to produce photo-realistic images from semantic maps